

CLAIMS

What is claimed:

1. A method of making a semiconductor transistor, comprising:
 - locating a substrate of a doped semiconductor material in a chamber;
 - introducing a gas into the chamber;
 - repeatedly increasing and decreasing a plasma generating voltage potential across the gas in the chamber between a cathode and an anode while the substrate is in the chamber, a transient ion plasma generating from the gas after an increase in magnitude of the plasma generating voltage potential and degenerating after a decrease in magnitude of the plasma generating voltage potential;
 - repeatedly increasing and decreasing an implantation voltage potential between the ion plasma and the substrate, ions of the plasma accelerating towards and implanting into a gate dielectric layer formed on the substrate after an increase in magnitude of the implantation voltage potential; and
 - forming a conductive transistor gate on the dielectric layer implanted with the ions.
2. The method of claim 1 wherein the gas includes nitrogen.
3. The method of claim 2 wherein the ions include nitrogen ions.

1 4. The method of claim 1 wherein the plasma generating voltage is
2 generated by repeatedly increasing a voltage of the cathode to a positive voltage
3 and decreasing the voltage of the cathode.

1 5. The method of claim 1 wherein the plasma generating voltage has a
2 magnitude of at least 1 kV.

1 6. The method of claim 1 wherein subsequent increases in the plasma
2 generating voltage are spaced by less than 1 second.

1 7. The method of claim 1 wherein the plasma generating voltage is less than
2 50% of its maximum for at least 95% of the time.

1 8. The method of claim 1 wherein the ion plasma generates in an area in the
2 chamber between the anode and the substrate.

1 9. The method of claim 1 wherein the implantation voltage potential has a
2 maximum voltage potential that has a maximum magnitude of less than 80 V.

1 10. The method of claim 9 wherein the implantation voltage potential has a

2 maximum magnitude of more than 10V.

1 11. The method of claim 1 wherein the implantation voltage potential has a
2 magnitude of less than 4% of a maximum magnitude of the plasma generating
3 voltage.

1 12. The method of claim 1 wherein a period of the implantation voltage
2 potential is substantially the same as a period of the plasma generating voltage
3 potential.

1 13. The method of claim 1 wherein the plasma generating voltage potential is
2 generated by applying a voltage having a positive maximum to the cathode and
3 the implantation voltage potential is created by applying a voltage having a
4 negative maximum to the substrate.

1 14. The method of claim 1 wherein the ions increase a dielectric constant of
2 the gate dielectric layer.

1 15. The method of claim 1 further comprising:
2 adjusting a magnitude of the implantation voltage potential.

- 1 16. A method of making a semiconductor transistor, comprising:
2 locating a substrate of a doped semiconductor material in a chamber;
3 introducing a gas into the chamber;
4 repeatedly increasing a voltage on a cathode to a positive value and
5 decreasing the voltage on the cathode so as to repeatedly increase and decrease a
6 plasma generating voltage potential across the gas in the chamber between the
7 cathode and an anode while the substrate is in the chamber, an ion plasma
8 generating from the gas after an increase in magnitude of the plasma generating
9 voltage potential and degenerating after a decrease in magnitude of the plasma
10 generating voltage potential;
11 repeatedly decreasing a voltage on the substrate to a negative value and
12 increasing the voltage on the substrate so as to repeatedly decrease and increase
13 an implantation voltage potential between the ion plasma and the substrate, ions
14 of the plasma accelerating towards and implanting into a gate dielectric layer
15 formed on the substrate after a decrease of the implantation voltage potential;
16 and
17 forming a conductive transistor gate on the dielectric layer implanted with
18 the ions.
- 1 17. The method of claim 16 wherein the implantation voltage potential has a
2 maximum magnitude of more than 10V but less than 20V.

096710-06001
T02290-0152860

14 and
15 (ii) (a) decreasing the plasma generating voltage potential, the
16 plasma degenerating after a decrease in magnitude of the
17 plasma generating voltage potential, and (b) increasing the
18 implantation voltage potential, whereafter fewer ions
19 implant into the gate dielectric layer; and
20 forming a conductive transistor gate on the dielectric layer implanted with
21 the ions.

1 21. The method of claim 20 wherein subsequent increases in the plasma
2 generating voltage are spaced by less than 1 second.

1 22. The method of claim 20 wherein the plasma generating voltage is less than
2 50% of its maximum for at least 95% of the time.